

Integration of EUV-Thickness Resist Processes into MPU Manufacturing Flows

Jonathan Cobb

Will Conley

Tom Lii

Fred Huang

Saifi Usmani

Scott Hector

Wei Wu



Integration Challenges

- Defect control
 - Spin-coating ~ 1000 Å resist films over topography
 - Hardmask deposition and removal
- Hardmask integrations
 - Appropriate etch selectivities
 - Deposition temperatures, surface roughness, removal
 - Chemically inert
- Maintain CD control with topography




Approach

- Build working SRAMs with ultrathin resist (UTR, 1000-1500 Å) processes at gate (line), contact (hole), and metal (oxide trench for copper) levels
- Since current EUV resist strategy focuses on DUV materials, use DUV lithography for integration demonstration with meaningful EUV resists
- Initial demonstration with poly gates and oxide dielectrics, expand into new gate stack and low-k dielectrics




No Issues with 1200 Å Resist Coatings Over Topography


EUV Baseline Resist



Resist A Process




PSM DUV UTR Line/Space Bossung Data After Develop




PSM DUV UTR Line/Space Process Window After Develop

DOF= 0.54 μm at 16.5% Exposure Latitude




Cross-Sections of 1400 Å Resist Polysilicon Process




Initial Resist Profile





Poly Line After Etch



0.25 mm UTR Contact Process After Develop




Demonstrated UTR Cu Damascene Integration




Cu damascene Metal 1 to Metal 2 build w/ UTR processes at Via 1 and Metal 2:


- CD control needs improvement



Chain Yield Data from UTR Cu Damascene Integration




No Issues in Coating Uniformity




UTR Unpatterned Wafer Inspection and Review

Major Defect Types

Collapsed Bubble




Dewetting Spot



- Defects randomly distributed
- Particles (0.1-0.3 μm) are most prevalent defect



COP



Small Particle



Summary

- Goal: build working SRAM with 1000-1500 Å resist processes at gate, contact, and first metal lines
- No issues seen with gate-level topography before or after etch
- Demonstrated via chain yield in UTR Cu damascene process
- Need to improve CD control
- Small particles, rather than pinholes, most prevalent defect after coating and development
- Full device build lots in progress

