

---

# EUV Mask Development: Mask Pilot Line at Infineon

F.-M. Kamm, J. Rau, A. Ehrmann, J. Mathuni  
*Infineon Maskhouse, Munich, Germany*

F. Letzkus, J. Butschke, R. Springer  
*IMS-Chips, Stuttgart, Germany*

03/04/02


ISMT Mask Seminar, SPIE 2002

# Outline

---

- EUV Mask Concept
- Mask Processing Flow
- Mask Pilot Line
- Results of Processing
- Conclusions


# EUV Mask Concept




## ■ Open issues :

- Removable pellicle
- Additional layers (etch stop, conductive, backside, smoothing)
- Handling structures/ mounts
- Capping layer material


# EUV Mask Process Flow




Write



Develop



Absorber




Strip



Buffer Etch




Front End Process  
(Overview)




Back End Processes

- Clean
- Metrology
- Inspection
- Repair


Etch Process




Dry Etch




Dry Etch



Wet Etch




# Infineon/IMS EUV Mask Pilot Line




# Resist Evaluation for EUV Mask Patterning




**Resist A, 350nm**




**Resist B, 350nm**




# Process Evaluation - Alta Line




CoG Mask  
(only Cr-Etch)




Dummy Mask  
(after Cr and  
Quartz-Etch)



Multilayer Mask  
(after Cr- and  
Quartz-Etch)



# Etch Development - Dry Etch Process



- Cr: Cl/O Chemistry
- SiO<sub>2</sub>: Cl/F Chemistry


- Absorber angle >85°
- 3-5nm overetch into Si
- Etch rate of SiO<sub>2</sub>: 1.28nm/s
- Etch selectivity SiO<sub>2</sub>:Si = 1.4:1

To avoid Si-cap overetch while accepting small lateral underetch:


9 nm Plasma C/F etch + 11 nm HF Etch

# Influence of Processing on EUV Reflectivity

### Reflectivity Loss



### Peak Wavelength Shift



Measurements by E. Gullicson (ALS) and B. Meyer (PTB/BESSY-II)

- Approx. 9 % reflectivity loss (absolute) after processing
- Small wavelength shift → smaller d-spacing
- Origin currently under investigation :
  - etch depth, uniformity, contamination layers ?
  - thermal load ?

# EUV Multilayer Mask Inspection

---

## ■ KLA-Tencor SLF27

- Wavelength 365 nm
- Inspection with highest sensitivity setting
- Inspection contrast smaller compared to phase-shift or Cr-masks


## ■ Lasertec MD 2000

- Wavelength 633nm (reflected light)
- Inspection with standard settings

## ■ Common parameters


- Only reflected light inspection
- Die-to-die inspection
- Inspected area 550mm<sup>2</sup>

# EUV Mask Inspection Results




- Insufficient defect size classification
- Still high defect levels (out-of-cleanroom processing)
- Most defects < 1 µm
- 90 % of same defect type

# Calculations on Capping Layer Sensitivity



- Without additional  $\text{SiO}_2$  layer : step-curve for peak reflectivity
- Residual  $\text{SiO}_2$  causes oscillations due to interference
- Optimized layer thickness reduces effect


# Comparison of Capping Layer Materials



- Si better than Zr or Ru due to smaller absorption and smaller oscillations
- Stability of Si-surface has to be considered


# Evaluation of Cleaning Efficiency

## Frontside Defects



- Measurements with DFX tool show high repeatability
- Cut-off below 150 nm due to resolution limit
- Highest cleaning efficiency for particles with 200-500 nm size

# Determination of Layer Specifications



40 MPa ML stress change on full area : 4.8 nm max IPD on 3-point chuck.

- Absolute ML stress value needs to be specified with  $\approx 8$  MPa precision for 1 nm IPD control (worst case result) on 3-pt. chuck
- Local variation of 40 MPa on  $40 \times 40$  mm<sup>2</sup> area causes 0.8 nm IPD

## Conclusions

---

- Practical process development as well as specification work started successfully.
- EUV mask process line at Infineon and IMS allows flexible processing with various materials.
- Promising results of resist evaluation.
- Successful processing of dummy and multilayer masks on Alta and 50 kV line.
- Calculations on layer specifications show sensitivity of capping layer.
- Chucking concept under discussion.
- Layer stress specifications determined.

# Acknowledgements

---

We thank the following partners and institutions for their support :

- F. Scholze, F. Scholz, B. Meyer, K. Vogel and G. Ulm from the PTB (Berlin)
- E. Gullicson from the ALS (Berkeley)
- Infineon Mask House Team
- BMBF for funding the EUV Project Mask/Process